# OneAPI FPGA support

**URL:** <https://discourse.julialang.org/t/oneapi-fpga-support/103126>\
**Category:** GPU\
**Created:** [August 23, 2023, 6:38pm UTC](https://discourse.julialang.org/t/oneapi-fpga-support/103126 "2023-08-23T18:38:46Z")\
**Posts on this page:** 4\
**Page:** 1

<div class="post-metadata">

**Author:** ![smartalecH](https://sea2.discourse-cdn.com/julialang/user_avatar/discourse.julialang.org/smartalech/32/32379_2.png) [@smartalecH](https://discourse.julialang.org/u/smartalecH)\
**Post date:** [August 23, 2023, 6:38pm UTC](https://discourse.julialang.org/t/oneapi-fpga-support/103126/1 "2023-08-23T18:38:46Z")

</div>

It seems like the julia bindings for OneAPI have come a long way (very cool!)

I noticed that the current framework is validated to work with the Intel Compute Framework (which includes various Intel GPUs). Does anyone know what it would take to also support any Intel FPGAs? I imagine there are a lot of nuances with this…

Thanks!

---

<div class="post-metadata">

**Author:** ![jpsamaroo](https://sea2.discourse-cdn.com/julialang/user_avatar/discourse.julialang.org/jpsamaroo/32/46804_2.png) [@jpsamaroo](https://discourse.julialang.org/u/jpsamaroo)\
**Post date:** [August 23, 2023, 8:48pm UTC](https://discourse.julialang.org/t/oneapi-fpga-support/103126/2 "2023-08-23T20:48:46Z")

</div>

At a minimum, someone with access to a compatible FPGA who is willing to help test support and fix any bugs. I’m also not aware of whether Intel’s FPGA toolchains support SPIR-V (which is what oneAPI.jl compiles Julia code to); if it does, maybe it’d be quite simple, but I doubt it (typically FPGA toolchains are absolutely bloated nightmares).

---

<div class="post-metadata">

**Author:** ![carstenbauer](https://sea2.discourse-cdn.com/julialang/user_avatar/discourse.julialang.org/carstenbauer/32/4981_2.png) [@carstenbauer](https://discourse.julialang.org/u/carstenbauer)\
**Post date:** [August 24, 2023, 6:47am UTC](https://discourse.julialang.org/t/oneapi-fpga-support/103126/3 "2023-08-24T06:47:54Z")

</div>

If someone wants to work on this and access to state of the art FPGAs is a problem, please contact me. I can readily give you access to one of the largest and most modern FPGA clusters in the world.

---

<div class="post-metadata">

**Author:** ![xiaoxi](https://avatars.discourse-cdn.com/v4/letter/x/a9adbd/32.png) [@xiaoxi](https://discourse.julialang.org/u/xiaoxi)\
**Post date:** [August 24, 2023, 7:43am UTC](https://discourse.julialang.org/t/oneapi-fpga-support/103126/4 "2023-08-24T07:43:48Z")

</div>

It could be very interesting that Julia becomes an alternative to C++/SYCL for FPGA programming.

By the way, a group of Intel developers wrote a freely available book on SYCL and devoted a chapter to FPGAs.

> **[Data Parallel C++](https://link.springer.com/book/10.1007/978-1-4842-5574-2)**
>
> This open access book focuses on the key aspects of parallel programming as a wide and complex topic, namely language support for data parallel algorithm coding. ​Learn to effectively and swiftly use DPC++, the key to programming for Intel’s new One...